JPH0546976B2 - - Google Patents
Info
- Publication number
- JPH0546976B2 JPH0546976B2 JP61302519A JP30251986A JPH0546976B2 JP H0546976 B2 JPH0546976 B2 JP H0546976B2 JP 61302519 A JP61302519 A JP 61302519A JP 30251986 A JP30251986 A JP 30251986A JP H0546976 B2 JPH0546976 B2 JP H0546976B2
- Authority
- JP
- Japan
- Prior art keywords
- thin metal
- bonding
- wire
- package
- bonding pads
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP30251986A JPS63153832A (ja) | 1986-12-17 | 1986-12-17 | 半導体装置のワイヤボンデイング構造 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP30251986A JPS63153832A (ja) | 1986-12-17 | 1986-12-17 | 半導体装置のワイヤボンデイング構造 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS63153832A JPS63153832A (ja) | 1988-06-27 |
JPH0546976B2 true JPH0546976B2 (en]) | 1993-07-15 |
Family
ID=17909940
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP30251986A Granted JPS63153832A (ja) | 1986-12-17 | 1986-12-17 | 半導体装置のワイヤボンデイング構造 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS63153832A (en]) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03208354A (ja) * | 1990-01-10 | 1991-09-11 | Mitsubishi Electric Corp | 半導体装置およびその製造方法 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6232549U (en]) * | 1985-08-09 | 1987-02-26 |
-
1986
- 1986-12-17 JP JP30251986A patent/JPS63153832A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS63153832A (ja) | 1988-06-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5859387A (en) | Semiconductor device leadframe die attach pad having a raised bond pad | |
EP0843356B1 (en) | Lead-on-chip semiconductor device | |
KR920010853A (ko) | 수지봉지형 반도체장치 | |
JPH0785500B2 (ja) | カプセル封じされた半導体パツケージ | |
JPH057868B2 (en]) | ||
JPH0546976B2 (en]) | ||
JPS59175145A (ja) | リ−ドフレ−ム | |
JP2647900B2 (ja) | 面実装超薄形半導体装置 | |
JP3255896B2 (ja) | チップ・オン・チップ構造の半導体装置 | |
JPH0545065B2 (en]) | ||
JP2539611B2 (ja) | 半導体装置の製造方法 | |
JPH0661297A (ja) | 半導体装置 | |
JPH01145842A (ja) | 半導体装置 | |
JPH07101726B2 (ja) | リ−ドフレ−ム | |
JP3358697B2 (ja) | 半導体パッケージ | |
JPH0446451B2 (en]) | ||
JPS60261146A (ja) | 半導体装置の内部リ−ド部 | |
JP2514430Y2 (ja) | ハイブリッドic | |
KR0184447B1 (ko) | 본딩테이프의 구조 | |
JPS5828359Y2 (ja) | 半導体集積回路装置 | |
JPH0720924Y2 (ja) | 半導体装置 | |
JP2819614B2 (ja) | 樹脂封止型半導体装置 | |
JPH0334854B2 (en]) | ||
JPS621255A (ja) | 半導体集積回路 | |
JPH02112242A (ja) | 半導体装置 |